Abstract-This paper focuses on lot release control and scheduling problems in a semiconductor wafer fab producing multiple products that have different due dates and different process flows. For lot release control, it is necessary to determine the type of a wafer lot and the time to release wafers into the wafer fab, while it is necessary to determine sequences of processing waiting lots in front of workstations for lot scheduling. New dispatching rules are developed for lot release control and scheduling considering special features of the wafer fabrication process. Simulation experiments are carried out to test the dispatching rules. Results show that lot release control and lot scheduling at photolithography workstations are more important than scheduling at other workstations. Also, it is shown that new dispatching rules work better in terms of tardiness of orders than existing rules such as the EDD (earliest due date) rule and other wellknown dispatching rules for multimachine scheduling.
I. INTRODUCTION
A LTHOUGH the history of the semiconductor industry is not long compared with other manufacturing industries, semiconductor manufacturing has become one of the most competitive fields. Also, a significant amount of risk is involved in the industry because it requires huge investment costs. To survive such competitive and risky environments, the company must not only improve quality and throughput rate but also meet customers' demand (in terms of the quantity and the due date). If product delivery is frequently late, the company loses market share as well as customers' goodwill, which may affect a long-term sales opportunity. Meeting due dates is more important in low-volume and highvariety production circumstances such as application-specific integrated circuit (ASIC) production than in mass production circumstances with a small number of product types [1] . In ASIC production systems, a much broader range of products is produced simultaneously in a system and orders for the products may have different due dates. In addition, since an application specific nature of orders makes the production systems more difficult to control, it is necessary to develop Manuscript received September 23, 1996; revised July 22, 1997. This work was supported by the Korean Ministry of Science and Technology.
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good scheduling and control policies to meet due dates of the orders.
Manufacturing processes for integrated circuits consist of four basic phases: wafer fabrication, wafer probe, assembly (packaging), and final testing. (For a detailed description of semiconductor manufacturing processes, see Uzsoy et al. [2] ). Among these four, wafer fabrication is the most complex and time-consuming phase of semiconductor manufacturing. It involves a complex sequence of processing steps with a large number of operations, typically in the hundreds. Therefore, it is necessary to manage the wafer fabrication process carefully in order to meet due dates of customers' orders.
This paper focuses on lot release control and scheduling problems in a semiconductor wafer fab producing multiple products with different due dates and different process flows. For lot release control, it is necessary to select a wafer lot to be released into the fab and to determine the time to release the wafer lot, while it is necessary for lot scheduling to determine sequences of processing wafer lots waiting in front of workstations. Here, a wafer lot is defined as a transportation unit consisting of the same type of wafers with the same due date.
Lot release control problems have been dealt with in a few papers. Wein [3] suggests a rule called the workload regulating rule, which regulates release of new wafers to maintain a constant work-in-process inventory (WIP) level at a bottleneck workstation. Glassey and Resende [4] , [5] suggest another rule called the starvation avoidance rule, in which a new wafer lot is released into the fab to avoid starvation of a bottleneck workstation. By simulation experiments, they show these rules give a shorter flow time and a higher throughput than other simpler rules [6] . However, these rules are developed for wafer fabs producing wafers of a single product type which do not have specific due dates. For more details of research on modeling and analysis of semiconductor wafer fabrication, see survey papers of Uzsoy et al. [2] , [7] , Johri [8] , and Duenyas et al. [9] .
Most of the previous research on semiconductor wafer fabrication focuses on throughput rate or cycle time without considering due dates. Maximization of throughput and maximization of utilization of workstations are commonly used as objectives in most previous research [3] - [6] . Although meeting due dates of customers' orders is more important than ever in the current (and future) competitive market environments, due-date related performance measures have not been used 0894-6507/98$10.00 © 1998 IEEE very often. Recently, Lu and Kumar [10] analyze several dispatching rules and show that reducing mean and standard deviation of cycle time provides some reliability in meeting due dates. Also, Wein and Chevalier [11] show that there is a positive relationship between cycle time and due-date related performance measures.
In this paper, new input release and dispatching rules are developed for the objective of minimizing the mean tardiness of the orders. Here, the tardiness ( ) of an order is defined as , where and are the completion time and the due date of the order. The effects of decisions or rules for lot release control and scheduling on the performance measure are investigated by a simulation study. Also, new rules are compared with existing rules and combinations of rules that can give better performance are identified.
II. LOT RELEASE CONTROL AND SCHEDULING
In this research, two decision problems are considered for production control of a wafer fab, which are lot release (or input) control into the wafer fab and lot scheduling for workstations in the fab. What is to be determined in the lot release control problem are a new wafer lot to be released into the fab and the time the lot should be released. In the lot scheduling problem, a sequence of processing wafer lots waiting for a workstation is to be determined.
A. Lot Release Control
Due to the complexity of this decision problem, several heuristic rules are suggested in previous research instead of mathematically proven optimal rules or optimal scheduling methods. To determine the time to feed wafers into the wafer fab, researchers have suggested heuristic rules such as the uniform release rule (UNIF), the constant WIP rule (CON-WIP), the workload regulating rule (WR), and the starvation avoidance rule (SA). In UNIF, a new lot is released into the fab at a constant rate independent of the current WIP level or system states, while in CONWIP, a new lot is released whenever a lot is completed. With CONWIP, throughput is controlled by the WIP level (the number of lots in the fab) [6] . In WR, a new lot is released to the fab when the sum of remaining processing times at the bottleneck workstation over all lots in the wafer fab falls below a critical value. In SA, on the other hand, a new lot is released when virtual inventory at the bottleneck workstation falls down to a predetermined value. The virtual inventory at the bottleneck workstation can be estimated with the sum of the actual inventory at the workstation and the inventory at its upstream workstations that is expected to arrive at the bottleneck workstation within a certain period of time. Among these rules, WR is selected in this research since it is known that WR gives better performance than UNIF and CONWIP [3] , while SA can only be directly applied to fabs producing wafers of a single product type [4] , [5] .
For the selection of a new lot to be released, two groups of dispatching rules are used in this study. One is a set of rules that are widely used for job-shop scheduling problems or known to give good performance in job-shop scheduling, and the other is a set of rules modified from these dispatching rules considering special characteristics of the wafer fab. Using these dispatching rules, priorities of waiting lots are computed and a lot with the highest priority is selected for being released into the wafer fab. Rules tested in this research are given in Table I with priority functions that are used to compute priorities of wafer lots. In the functions, the following notation is used.
Total processing time of wafer lot .
Average processing time of all lots in the fab. Due date of lot . Current time, when the decision for lot release is to be made. Remaining work of lot , i.e., sum of processing times of operations at all workstations of lot that are not performed yet. (Here, an operation means a processing step performed by a workstation when a lot visits the workstation.) . Sum of processing times of photolithography (to be called "photo" for short in this paper) operations (operations at photo workstations) of lot that are not performed yet. Number of operations of lot that are not performed yet. Number of photo operations of lot that are not performed yet. Number of layers of lot that are not formed (completed) yet. Number of total layers of lot . Estimated waiting time of lot . Earliest due date (EDD) and SLACK rules are used widely in practice for cases in which due dates are considered. However, it is known that modified due date (MOD), apparent tardiness cost (ATC) and cost over time (COVERT) rules give better performance in job-shop scheduling problems. For more details of these and other job-shop dispatching rules, see Panwalkar and Iskander [12] and Blackstone et al. [13] . Some of these rules include parameters, and in the priority functions. These parameters are used to consider waiting time of lots in queues and machine utilization when estimating completion time of a lot. These are needed because the sum of processing times of a lot on the workstations is not an accurate estimate of completion time of the lot. While is called the lead-time estimation parameter that considers waiting time between operations of a lot, is called the adjustment multiplier that adjusts expected waiting time to the worst case. See Russell et al. [14] and Vepsalainen and Morton [15] for more details.
Dispatching rules in group B consider special features of the wafer fabrication process, which are that wafer lots are waiting in front of photo workstations for a long time and that wafer lots visit the same workstations several times. Since the flow time of a lot is very long and a large portion of the flow time is waiting time in front of the photo workstations, it is necessary for computing priorities to estimate accurate waiting times of lots. In the rules in group B, the waiting time of lot is estimated using work-in-process inventories in front of the photo workstations as follows. For each photo workstation, all lots waiting in front of the photo workstation are sorted in a nondecreasing order of due dates, i.e., earliest due date (EDD) order, and then the waiting times of the lots are estimated by assuming that the lots are processed in that order. Whenever a dispatching decision is required at the photo workstations, these waiting times are estimated using information on the current work-in-process inventories.
The rules in group B can be categorized into four subgroups. Rules in the first subgroup, Modified Slack (MS), Modified Weighted Slack 1 (MWS1), MWS2, and MWS3 use a modified slack time to compute priorities of waiting lots. In these rules, different types of the modified slack time are used to calculate the priorities. In MS, the modified slack time of a lot is calculated by using the number of layers that are not formed yet and the sum of processing times of photo operations that are not performed yet. On the other hand, in the other rules the sum of processing times of remaining operations at all workstations, are used to compute the modified slack time. While the modified slack time is used as it is to compute priorities in MS, in the other three rules the modified slack time is weighted by a factor that takes into account the sum of processing times at photo workstations (MWS2, MWS3) or the number of operations remaining to be processed at photo workstations (MWS1).
Modified Critical Ratio 1 (MCR1), MCR2, Modified Weighted Critical Ratio 1 (MWCR1), and MWCR2, which can be classified as another subgroup, are modified versions of a dispatching rule for job-shop scheduling, called the critical ratio rule. In MCR1 and MCR2, the modified critical ratio, which shows urgency of a waiting lot, is calculated by dividing the estimated slack time or due date by the total remaining processing times or the remaining processing times in photo workstations. In MWCR1 and MWCR2, the modified critical ratio is weighted by a factor to consider the remaining processing time at photo workstations and the number of remaining operations to be processed in photo workstations, respectively.
The third subgroup includes Modified Slack over Estimated Completion time 1 (MSEC1) and MSEC2. These rules use the ratio of the modified slack time to an estimated completion time to compute priorities of waiting lots. In order to estimate the completion time of a lot, MSEC1 uses the estimated waiting time multiplied by a parameter while MSEC2 uses the sum of remaining processing times at photo workstations multiplied by a parameter . To obtain the modified slack time, MSEC1 uses processing times of remaining operations at photo workstations, while MSEC2 uses the number of total layers and the number of layers that are not formed yet.
The other two rules, Modified Slack over Estimated Flow time (MSEF) and MOD Focused on Photolithography workstation (MODFP), may not be included in the above three subgroups. In MSEF, flow time of a lot is estimated by considering processing times of remaining operations at photo workstations. The modified slack time used in MSEF does not include parameters and . MODFP is different from MOD in that MODFP considers remaining processing times only at photo workstations and an estimated waiting time for the inventory at photo workstations, while MOD considers remaining processing times at all workstations.
Although information used in rules in group B may differ, the rules have common characteristics. If lots have positive slack times, a lot with a smaller slack time has a higher priority, while a lot with a smaller remaining processing time has a higher priority if lots have negative slack times. Also, rules in group B consider the number of remaining layers and the remaining processing times to be processed at the photo workstations. That is, a higher priority is given to a lot with a larger number of remaining layers and a longer remaining processing time at the photo workstations.
B. Wafer Lot Scheduling
Dispatching rules are used for lot scheduling in this study. Since photo workstations are generally considered as bottleneck workstations, scheduling problems for these workstations may have to be dealt with more thoroughly. Therefore, in this research, workstations in the fab are divided into two groups according to the utilization level, photo workstations and the other workstations such as workstations for deposition, etching and ion implant (these are called nonphoto workstations in this paper), and different rules are applied to different groups.
For lots waiting for photo workstations, the same set of dispatching rules is used as that for lot release control. Whenever a photo workstation is available, priorities of waiting lots are computed using a priority function of a given dispatching rule and a lot with the highest priority is selected for being processed next. For lots at nonphoto workstations, on the other hand, group-A rules given in Table I are used for lot scheduling since group-B rules use information of photo workstations. One must note that in priority functions denotes processing time of an imminent operation of lot for lot scheduling, while it denotes total processing time of lot for lot release control.
III. SIMULATION EXPERIMENTS

A. The Wafer Fab Model
To compare the suggested rules and to identify good combinations of rules for lot release control and scheduling problems, simulation experiments are done on randomly generated problem instances. The configuration of the wafer fab considered in this study is the same as that of the Technology Research Center Silicon (TRC) fab of HewlettPackard studied in Wein [3] . The TRC fab consists of 24 single-server or multiserver workstations, and each of all multiserver workstations consists of identical equipment.
In this fab, the bottleneck workstation is the photolithographic expose station (workstation 14). In this station, wafers on which photoresist is deposited are exposed to ultraviolet light through a mask, a glass plate holding a pattern for a single layer of circuit. Workstations 1 through 4 are batch processing workstations in which multiple lots (called a batch) are processed together. For batching and scheduling in these stations, the minimum batch size (MBS) rule and the first-come first-served (FCFS) rule are used in the simulation model of this study because they are widely used in practice. In the MBS rule, processing is started when the number of waiting lots (of the same type) becomes greater than or equal to a predetermined value, i.e., the minimum batch size (the MBS's are the same regardless of the product types). If there are two or more batches waiting for a batch processing workstation when one of the stations becomes available, a batch that was formed earliest is processed first. For more details of the MBS rule, see Deb and Serfozo [16] and Gurnani et al. [17] .
In the simulation model used for the test of the suggested rules, products (wafers) processed in the fab are of five different types or classes. Products in the same class have the same or similar process flow(s) but may have different processing times. Each product requires 16 or 17 layers, and processing for each layer requires a loop of processing steps (operations). Loops required to make a product are generated with a method similar to the one used in Wein [3] . Processing time for a lot (containing 24 wafers) of product class at workstations is randomly generated from U , where is the mean processing time of product class at workstation and U represents the uniform distribution with a range . Also, is randomly generated from U where is the mean processing time of wafer lots at workstation . Table  II shows the number of machines and mean processing time (MPT) at each workstation. The parameters used to generate the processing times were determined using information (or actual data) of the TRC fab in Wein's model and a real wafer fab. Transfer time between workstations is ignored in this simulation, but machine downtime is included in the simulation model. Time between failures and time to repair for each workstation are randomly generated from exponential distributions with the mean time between failures (MTBF) and the mean time to repair (MTTR) given in Table II .
As mentioned earlier, each order consists of several lots with the same due date and identical wafers. In the simulation model, orders arrive at the fab with interarrival times which are generated from the exponential distribution with a mean of 12 min. This arrival rate was determined through a preliminary experiment in such a way that the utilization of a bottleneck workstation (the photolithographic expose workstation) was nearly 100% and there was no excessive WIP inventory in the fab. The amounts of demands for orders associated with all product classes are assumed to be almost equal. Therefore, the class index of the product for each order is selected from 1 to 5 with an equal probability in the simulation model.
In a make-to-order environment, due dates of orders are often determined by considering the capacity and the current status of the production facility during the negotiation process with customers. In the simulation model, due date of order is determined with U where is the time when order arrived and is the time needed to complete order if only order is produced in the fab, that is, it is the sum of processing times of all operations for the order. (When the EDD rule was used for lot release and scheduling in a series of simulation runs for the data generated with this method, the percentage of tardy orders was approximately 25%.)
B. Result of Simulation Experiments
Since many rules are tested for each decision problem in this study, all combinations of the rules may not be included in the experiments because of an excessive computational burden. Therefore, preliminary simulation experiments were carried out to select good rules among group-B rules for lot release and lot scheduling in photo workstations. In the preliminary simulation experiments, the same rules were used for lot release and lot scheduling at photo workstations. That is, one rule in group B was used for both lot release and scheduling at photo workstations. At nonphoto workstations, EDD was used for scheduling.
Ten test problems were generated following the method described above, for selecting good rules among group-B rules and determining values for parameters required in each rule. For these ten problems, each rule was tested with several candidate values of parameters and the best values were selected for each rule. Then, rules with their best parameter values were compared with each other. For each problem instance, a simulation run was made with the length of one year of 24-hour-a-day operation, and results of the last nine months were used for comparison.
Results of the preliminary simulation experiments are shown in Table III , which gives the average relative deviation index (RDI) of ten test problems for each rule with the best parameters . For each problem, the RDI of rule is computed as , where , and are solution values (mean tardiness) of rule , the best rule and the worst rule for that problem, respectively. Note that the average value of the tardiness itself may not be a good measure in this case, since magnitudes of the solution values of a rule depend on the problem instances. If average values are used, a problem instance in which (minimum and maximum) solution values are large has much more impact on the performance measure, the average value, than problems with small solution values. On the other hand, the relative deviation index shows relative quality of the solutions without being biased by the problem data. The table also gives results of the Duncan's multiple range test [18] , which is a statistical test widely used to classify sets of data into several groups according to the differences in the data sets. The difference of the performance of rules included in the same group is not statistically significant while that of rules included in different groups is significant. Rules with the same letter of the alphabet in the last column of the table are included in the same group. Since MODFP and MSEC2 worked better than other rules, they were selected for a main simulation experiment.
The main simulation experiment includes all combinations of seven rules (EDD, SLACK, MOD, ATC, COVERT, MODFP, and MSEC2) for lot release and lot scheduling at TABLE III  RESULTS OF THE TEST ON GROUP-B RULES   TABLE IV  SELECTED VALUES FOR PARAMETERS USED IN THE SCHEDULING RULES photo workstations and five rules (EDD, SLACK, MOD, ATC, and COVERT) for lot scheduling at nonphoto workstations. As explained in Section II, WR was used to determine the time to release wafers into the fab. The critical value in WR was set to 12 000 (hours), which was the minimum value that resulted in the maximum throughput rate when EDD was used for lot release and scheduling. Also, the value of MBS for the batch processing workstation was set to 3. These values were selected by a series of preliminary simulation experiments.
In the main simulation experiment, ten test problems were generated. Values for parameters required in each rule were determined by another series of preliminary simulation experiments. Table IV shows selected parameter values. For each problem, a simulation run was made with the length of one year of 24-hour-a-day operation, and results of the last nine months were used for comparison of dispatching rules. The simulation tests were done on a personal computer with a Pentium processor using FACTOR/AIM, a simulation software developed by Pritsker Corporation, and additional user codes written in the C language.
Results of the experiments are given in Table V , which shows the average RDI for each rule combination. To show the effects of the rules and identify the difference in the performance, an analysis of variance (ANOVA) was done and the results are given in Table VI . The results showed that rules for lot release control and lot scheduling in photo workstations had significant effect on the performance (at the significance level of 0.01). However, rules for lot scheduling at nonphoto workstation did not have much effect on the performance. The Duncan's multiple range test was also done to show differences between performance of the rules and results of the test are given in Table VII , where the RDI value of each rule denotes the (overall) average RDI of the rule when the rule was used for release control or lot scheduling. For each decision problem, rules with the same letter of the alphabet given in the third column are included in the same group. Among the rules for lot release control tested in this paper, MODFP showed better performance than other rules. For lot scheduling at photo workstations, MSEC2 outperformed other rules. These results imply that it is important to consider special characteristics in the wafer fabrication process when decisions on lot release and scheduling are made. Scheduling rules for nonphoto workstations did not have much impact on tardiness especially when rules for the other decision problems were given.
However, there were interaction effects between lot release control and scheduling at photo workstations, as can be seen in Table VI . Note that when the interaction is large, corresponding main effects alone have little practical meaning. That is, knowledge of the interaction is more useful than knowledge of the main effect [18] . Therefore, it is more meaningful to identify a combination of rules that gives good performance. To compare rule combinations for lot release control and scheduling at photo workstations and identify the best combination(s), paired -tests were done. All 49 combinations were compared with each other, but only results There was no significant difference among four best rule combinations, (MSEC2, MSEC2), (EDD, MSEC2), (MOD, MSEC2), and (ATC, MSEC2), where the first and second terms in each parentheses denote a rule for lot release control and that for lot scheduling at photo workstations, respectively. The outperformance of these rules over others seems to be due to more accurate estimates of waiting times and completion times used in these rules. That is, these rules work better because priorities are given to wafer lots using urgency of the lots that is computed more accurately with these more accurate estimates.
In the table, (SLACK, MSEC2) did not show a statistical difference with other rule combinations because of a large variance in the solution values (tardiness) from the rule combination. In the statistical sense, it can be argued that it performs almost the same as the four best rule combinations, but it cannot be recommended since its performance is not stable. Although there was not a statistical difference among the four best rule combinations, (MSEC2, MSEC2) and (EDD, MSEC2) gave lower mean RDI values than the other two rule combinations. In view of the simulation results, MSEC2 or EDD are recommended for lot release control and MSEC2 is recommended for lot scheduling at photo workstations. In these combinations, lot scheduling rules at nonphoto workstations do not seem to have much affect on performance.
Finally, to see a relationship between tardiness and cycle time, Table IX is prepared. The table gives the average and standard deviation of cycle time and mean tardiness of the solutions obtained from the rules. As in the results of the study of Wein and Chevalier [11] , scheduling rules that give lower mean tardiness are better in terms of the average and/or standard deviation of cycle time. Especially, rules that give smaller values of the sum of average value and three times of standard deviations of cycle time work better in terms of mean tardiness. As discussed in Lu and Kumar [10] , this may be because a smaller value of the average cycle time guarantees lower work-in-process inventory, and a smaller value of the cycle time variance helps the system meet due dates more reliably.
IV. CONCLUDING REMARKS
In this paper, we considered lot release control and scheduling problems in a semiconductor wafer fab producing multiple products with due dates. For these problems, several new rules were suggested for the objective of minimizing mean tardiness. Results of simulation tests showed that lot release TABLE VIII  RESULTS OF THE PAIRED T-TEST   TABLE IX  RELATIONSHIP BETWEEN CYCLE TIME AND TARDINESS and lot scheduling in photo workstations had more effects on the performance than lot scheduling in nonphoto workstations. Among rules tested in the paper, MSEC2 or EDD gave better performance than the other rules for lot release control and MSEC2 gave best performance for lot scheduling in photo workstations. Scheduling rules for nonphoto workstations did not have much impact on performance when rules for the other decision problems were given. Also, what was found is that rules giving smaller mean tardiness are better in terms of average and/or standard deviation of cycle times as well, which is consistent with the findings of earlier research.
This research can be extended in several directions. For instance, in make-to-order environments, it is necessary to check whether an order can be dealt with in the production facility within the delivery date a customer wants before making a commitment for on-time delivery. To do this, a correct estimation of the completion time of that order is needed (along with an effective scheduling and control method) and it should be done considering the current state of the wafer fab such as WIP levels of workstations. Therefore, it is necessary to develop a systematic method for monitoring and controlling the progress of orders. Also, in some wafer fabs, two types of wafers, products for make-to-stock and those for make-to-order, are simultaneously produced. In such circumstances, it is important not only to meet due dates of orders but also to maximize the throughput rate of the fab, and a scheduling method needs to be developed for such multi-objective problems.
